Abstract. While silicon is not the best semi-conductor material to design Hall effect sensors, it is widely used because Hall devices are fully compatible with standard processes such as CMOS or Bi-CMOS. Hall effect sensors can thus take advantage of on-chip circuitry to counterbalance the poor intrinsic metrological characteristics of silicon Hall devices, and low cost integrated smart magnetometers can be designed using standard technologies. Conventional Hall plate as well as the spinning-current method, which is the present state of the art technique to improve performances of integrated Hall devices, are reviewed in this paper. Then a new multi-strips Hall device and its specific biasing circuit are introduced. This new device allows to multiply by n the absolute sensitivity of the Hall sensor where n is the number of strips, but it suffers from offset. To overcome this drawback, a Hall sensors network which also allows to increase the sensitivity while reducing the offset is proposed. Finally a comparison between the Hall sensors network and the spinning-current is done, showing that both techniques are complementary and should be combined to design high resolution Hall sensor systems.
Introduction
Nowadays, Hall effect magnetometers are probably the most widely used magnetic sensors [1] . They find applications in the fields of automotive [2] , angular position sensors [3, 4] , contact-less current sensing [5, 6] , compass systems [7] , magnetic tracking [8, 9] , . . . However, due to a low carrier mobility, silicon is not the most appropriate semiconductor material to design Hall effect sensors and discrete Hall devices are generally produced using highmobility materials such as GaAs [10] . On the other hand, Hall devices are fully compatible with microelectronics' manufacturing process such as CMOS or Bi-CMOS, and thus can be easily integrated with electronics on the same die [1] . This new degree of freedom offered by on-chip circuitry can be used to counterbalance the poor characteristics of the silicon Hall device thru the use of specific biasing circuits [11] , smart offset reduction techniques [12] [13] [14] , This paper has been presented at "3 e colloque interdisciplinaire en instrumentation (C2I 2004)",École Normale Supérieure de Cachan, 29-30 janvier 2004 . a e-mail: jean-baptiste.kammerer@iness.c-strasbourg.fr b e-mail: philippe.poure@lien.uhp-nancy.fr temperature compensation [15] , self-calibration [16] , and so on. The design of low cost integrated smart magnetometers is thus possible. The spinning-current method is now recognized as the state of the art technique to reduce the offset and 1/f noise in Hall devices [10] . Nevertheless, it suffers from switching noise [1] and from any parasitic mechanical vibration arising at frequencies close to the spinning-frequency [11] . To increase the sensitivity which is limited by the low carrier mobility in silicon and also by the short-circuit effect [17] , the present trend is to add ferromagnetic flux concentrators [18] . While the sensitivity improvement can be very high, this technique gives rise to non-linearity and hysteresis in the magnetometer response. Furthermore, it asks for a specific post-processing which increases the cost of the sensor.
In this paper, we introduce new shapes of Hall plate associated to a new on-chip biasing circuit to improve the metrological performances of Hall effect sensors. While our work was focused on horizontal Hall effect sensors, i.e. Hall devices sensitive to the magnetic field perpendicular to the plane of the chip, it could be adapted to vertical Hall sensors as well, i.e. sensors sensitive to an in-plane magnetic field [19, 20] . The next section reviews the working principle of conventional horizontal Hall devices and highlights their main limitations thru the short-circuit effect and the stress-induced offset. In addition, a basic biasing circuit using the spinning-current method is presented with some experimental results. In Section 3 a new shape of Hall device is presented with its specific biasing circuit. Free from short circuit effect, the new multi-strips Hall plate exhibits a high absolute sensitivity but its offset still remains a problem. A solution is proposed in Section 4 where a Hall sensors network is substituted for the multi-strips Hall device while keeping the specific biasing circuit. Experimental results show that the resulting magnetometer has small offset, is insensitive to any mechanical parasitic signal, and can exhibit high absolute sensitivity. Finally, a multi-strips sensor compatible with the spinning-current technique is proposed as a solution to get high resolution Hall effect magnetometers.
Conventional horizontal Hall effect sensors

Hall effect
The Hall effect is due to the Lorentz force that acts on the moving carriers inside a conducting material as shown in Figure 1 . When a current I is flowing thru a conducting element, in our example a N-type semiconductor, electrons are moving in the opposite direction:
where W and t are the width and the thickness of the conducting element, q 1.6 × 10 −19 C the elemental charge, n the electrons density, and v the speed of the electrons. If such a structure is subjected to a magnetic field B, the trajectories of the electrons are modified by the Lorentz force F L = −q · v × B. Electric charges are thus accumulated on the sides of the conducting element so that a transversal electric field E establishes. Finally, an equilibrium is reached when both electric (F E = −q · E) and Lorentz forces counterbalance each others: In the particular case of our example, i.e. when the current is flowing along the x direction ( Fig. 1) , the previous equation is equivalent to:
Consequently, voltages proportional to the y and z components of the magnetic field appears between the lateral sides of the conducting element ( Fig. 1 ):
By inserting equation (1) into the previous formulae, one finally obtain the following equations:
where V y and V z are the so called Hall voltages. The equipotentials inside the sensor are thus tilted when a magnetic field is applied (Fig. 2) . Nevertheless, these formulae are exact only if all the electrons are moving at the same speed, which is not the case in semi-conductors. In order to take the distribution of speeds into account, the concept of scattering factor r is used [17, 21] :
The value of the scattering factor is generally close to 1 and depends on the sensor material as well as on the type of the carriers (electrons or holes).
Integrated horizontal Hall plates
When the component of the magnetic field perpendicular to the chip plane has to be measured, horizontal Hall effect sensors are generally used. These sensors may have The sensor is realized thanks to a N well on a P-type substrate. The biasing and sensing contacts are realized with highly doped ohmic contacts. A poly-silicon gate is added in order to create a depleted zone just below the silicon oxide layer.
various shapes but the two most commonly used are the rectangle and the cross as shown in Figure 2 . Such sensors can be very easily integrated by using the N well layer of a CMOS technology on a P-type substrate, the contacts being realized with N ++ ohmic contacts (Fig. 3) . However, whatever the shape of the sensor is, its absolute sensitivity S B is given by the following formula:
where V H is the Hall voltage which can be measured between the two sensing contacts (Fig. 2) , B z is the component of the magnetic field perpendicular to the chip plane, G 1 is a geometry dependent correction factor (more details about this factor are given in Sect. 2.4), r n is the scattering factor of electrons in silicon and I is the biasing current. The scattering factor depends on the sensor material and on the carriers type (r n 1.15 for electrons in low-doped silicon), n is the effective doping level of the N well and t is its effective thickness. The factor G rn qnt is thus a constant and equation (7) clearly shows that a Hall effect sensor should be ideally biased thanks to a perfect current source.
Gated horizontal Hall effect sensors
Although the thickness t well (Fig. 4) of the N well depends on the chosen technology, the effective thickness t can be slightly reduced by an electrical mean. By adding a polysilicon gate over the sensor and biasing it properly, the region just below the oxide can be depleted (Figs. 3, 4 ) so that the current is forced to flow in the buried part of the N well. The thickness of the depleted region (t dep ) depends on the difference of potentials between the buried part of the N well (V well ) and the SiO 2 /Si interface (V S ):
where Si is the silicon permittivity, and N D is the donor density of the N well. The more, the surface potential de- pends on both gate (V G ) and N well potentials:
where V FB is the flat-band voltage of the MOS structure, C ox is the capacitance per square meter of the silicon oxide layer, ox is its permittivity and t ox is its thickness (Fig. 4) . These relations are only valid when the MOS structure is in the depletion regime, i.e. when V th ≤ V G − V well ≤ 0, V th being the threshold voltage of the MOS structure:
where n i is the intrinsic carrier density of silicon. Indeed, when V G −V well > 0 the MOS structure is in accumulation regime, i.e. electrons are accumulated at the SiO 2 /Si interface, and the effective carrier density inside the N well (n) is thus larger than N D . Consequently, since the current related sensitivity of a Hall effect sensor is inversely proportional to n (Eq. (7)), one should prevent to bias the MOS structure in accumulation regime. When V G − V well ≤ V th , an inversion layer (holes) is created just below the silicon oxide layer and the surface potential (V S ) remains more or less constant:
Consequently, when V G − V well ≤ V th , the thickness of the depleted zone below the silicon oxide increases very slowly when the gate voltage is pulled down below V th + V well . Finally, the effective thickness (t) of the buried part of the N well can be simply evaluated from the previous equations:
where t well is the thickness of the N well (Fig. 4) . Since the input resistance (the resistance which can be measured between the biasing contacts of the sensor) is inversely to 1 nt , this resistance (R in ) is also proportional to the current related sensitivity, S I , of the sensor:
where µ n is the mobility of electrons. In order to visualize the effect of the gate voltage on the current related sensitivity of the sensor, we thus measured its input resistance as a function of its gate to N well voltage thanks to a parameters analyzer (Agilent 4156C). The Hall effect sensor prototype was rectangular (L = 50 µm, W = 20 µm) and integrated in a standard 0.6 µm CMOS technology (t well 1.53 µm, n = N D 2.75 × 10 22 m −3 ). The experimental and the theoretical curves are shown in Figure 5 and clearly validate the previous theoretical analysis. Compared to a conventional integrated horizontal Hall plate with the same dimensions and integrated in the same technology, such a gated Hall plate allows to increase the current related sensitivity up to 35% (depending on the chosen technology and on the biasing conditions) which helps in reducing the power consumption [22] .
In the following, all the sensors which will be presented are gated and are realized in the same standard 0.6 µm CMOS technology in which the ratio rn qnt is close to 120 V/AT when the gate is connected to the substrate, i.e. when the gate to N well voltage equals −2.5 V (more details about the biasing conditions will be given later). 
Geometrical correction factor
The sensitivity of an actual Hall effect sensor is always smaller than the theoretical sensitivity given by (6) . Indeed, some short circuit effects take place near the biasing and sensing contacts: a part of the current lines are deflected near the sensing contacts and the Hall voltage is strongly reduced near the highly doped (n large) biasing contacts [17] . In order to take these parasitic effects that reduce the sensitivity of actual sensors into account, the concept of geometrical correction factor is used as introduced in equation (7) . Many studies about the geometrical correction have been done and the literal expression of G is well known for most of the commonly used shaped [23] . In the case of a rectangular Hall effect sensor, the geometrical correction factor is given by [21] :
where L is the length of the Hall plate, i.e. the distance between the biasing contacts (Fig. 4) . f S W is a function that is close to one when S, the size of the sensing contacts, is less than 0.18 · W [21] . Equations (14) clearly demonstrate that a "good" rectangular Hall plate should be longer than wide, i.e. L W should be large (Fig. 6 ). On the other hand, the larger the ratio L W , the larger the input resistance is (Eq. (13)). Since the biasing current I is directly limited by R in (R in · I ≤ V sup , where V sup is the voltage provided by the power supply of the system), in order to maximize the sensitivity of the sensor one should minimize its input resistance, i.e. one should minimize the ratio L W . However, the geometrical correction factor depends linearly on L W when this ratio is lower than 1 (Eq. (14)), and thus one can estimate the maximum absolute sensitivity of a rectangular Hall effect sensor [17] :
Finally, for a good compromise between power consumption and sensitivity, the aspect ratio L W is generally chosen larger than 1.5 and smaller than 3. Generally speaking, the absolute sensitivity of a Hall effect sensor is always limited by its input resistance. Nevertheless, it is possible to overcome this limitation with a specific circuit intended to bias a multi-strips Hall plate (Sect. 3) or a network of Hall plates (Sect. 4).
Offset and mechanical sensitivity
In order to understand the relevance of a cross-shaped Hall effect sensor, one must notice that a silicon four terminal device is also a good shear stress sensor [21, 24, 25] . Indeed, when a silicon crystal is subjected to mechanical stress, the distance between crystallographic planes is modified. Since the way electrons are moving inside a crystal directly depends on its elemental mesh size, the material conductance is modified when a stress is applied: in the case of a N-type silicon crystal, when the distance between crystallographic planes is reduced, the resistance increases and conversely (Fig. 7) . Furthermore, from an electrical point of view, a Hall effect sensor can be considered as a Wheatstone bridge as shown in Figure 8 . Such a bridge model allows to understand the effect of mechanical stress on the behavior of the sensor. If a stress is applied along one of the main crystallographic axes (normal stress), all the resistances are identically modified and the bridge remains symmetrical. On the other hand, if the sensor is subjected to shear stress, the vertical and horizontal symmetries are lost: the distances S1-B1 and S2-B2 are reduced (or increased) while the distances S1-B2 and S2-B1 are increased (respectively reduced) (Fig. 8 ). The bridge is thus no longer symmetrical and a differential voltage V M proportional to the shear stress σ is added to the Hall voltage V H :
where u is a vector pointing from the negative sensing contact (S1) to the positive one (S2), K M is a constant which depends on the material, and V bias is the biasing voltage applied between contacts B1 and B2. Even if the offset may come from masks misalignments or doping gradient inside the sensor, the stress induced voltage is the main source of offset in Hall plate. Indeed, because of packaging, integrated systems are generally subjected to large shear stress which cannot be removed.
Since the shear stress induced voltage is due to the changes in the conductance of the semiconductor material, the sign of the mechanical sensitivity S M = VM σ depends on the orientation of the sensor relative to the crystallographic planes as it can be seen in Figure 8 . On the contrary the magnetic sensitivity does not depends at all on the orientation of the sensor. As a consequence, when the sensor is rotated by voltages, one can thus remove the parasitic mechanical signal:
Since in practical design, step 1 and step 2 are periodically reiterated (the so called spinning current technique), this method is very efficient to remove quasi-static mechanical signal such as packaging stress but may fail when alternative mechanical signals have to be removed. Indeed, when the roles of the biasing and sensing contacts are periodically inverted, the mechanical signal becomes the modulating signal of a square carrier. Consequently, when the sensor is subjected to vibrations which frequencies are close to the spinning frequency, a parasitic signal arises in the base band. One should also note that since flicker noise in Hall plates is due to conductance random fluctuations inside the device, the spinning current technique is also very efficient to remove the 1/f component of the total output noise of the sensor [12, 27] .
Biasing circuits
Basic biasing circuit
In order to make use of a Hall effect sensor, as it has been suggested in Section 2.2, it should be biased by a perfect current source. A circuit similar to the one presented in Figure 10 is thus generally used. The current source is used to set the biasing current of the sensor while the operational amplifier maintains the potential of the left sensing contact to a reference potential V ref 
CMOS biasing circuit
When the circuit shown in Figure 10 is integrated thanks to a standard technology such as CMOS or Bi-CMOS technologies, one has the opportunity to optimize the biasing amplifier to fit all requirements in terms of accuracy, noise level, power consumption, . . . The inner structure of the amplifier can also be adapted to this specific application. In order to reduce the power consumption of an integrated magnetometer, we proposed to insert the sensor inside the output stage of an operational transconductance amplifier (Fig. 11 ). In such a circuit, the biasing current of the output stage is used to bias the sensor at the same time [22] . The PMOS transistor of the output stage behaves as a current source with high output resistance, and thus set the biasing current of the sensor. The NMOS transistor of this stage is controlled by the output voltage of the differential stage and its drain-to-source current is thus automatically adjusted in order to sink this biasing current and to maintain the left sensing contact of the Hall effect device to the ground potential (or any other voltage reference).
Since the input referred noise of the biasing amplifier is directly added to the intrinsic noise of the sensor, the differential stage must essentially be optimized in terms of noise. In particular, when low frequency fields has to be measured, the 1/f component of the total input referred noise must be minimized. More details about the design of such a front-end circuit can be found in reference [22] .
The spinning-current technique
As discussed in Section 2.5, in order to remove the 1/f noise of the sensor and to reduce its offset, the spinning current technique is generally used when low-frequency fields have to be measured. The integrated circuit described in the previous subsection (Fig. 11) can be slightly modified to be adapted to the spinning current technique. The structure of this circuit is shown in Figure 12 . Two differential pairs (one made of PMOS transistors and one made of NMOS transistors) are inserted between each transistor of the output stage and the cross-shaped Hall effect sensor. These differential pairs are driven by two complementary clock signals so that the biasing current of the output stage is alternatively injected horizontally or vertically in the sensor. Moreover, the inverting input of the biasing amplifier as well as the output of the circuit are connected to the adequate contacts thanks to four Tgates (one PMOS and one NMOS in parallel) driven by the same complementary clock signals than the differential pairs. Synchronous sampling (switched capacitors circuit) or simple analog low-pass filtering can thus be used to remove the mechanical signal which is shifted around the spinning frequency, the magnetic signal (the Hall voltage) being in the base-band. To ensure the stability of the system between clock edges, the gain × bandwidth product of such a biasing amplifier must be larger than the clock frequency. However, since the input differential stage is designed so that its flicker noise level is low, the areas of the transistors are generally large and consequently their gate capacitances are also large 1 . In particular, the gate capacitances of the transistors in the current mirror of the input differential stage are responsible for the presence of a very low frequency pole in the transfer function of the amplifier. The gain × bandwidth product of such an amplifier is thus necessary small and, consequently, the maximum clock frequency is very low (few kHz). In order to overcome this limitation, the input stage of the circuit in Figure 12 has been slightly modified: a differential stage made only of PMOS transistors is added before the conventional differential stage with a NMOS current mirror as active load (Fig. 13) . This first pre-amplifying stage adds a small gain (∼30), but since a PMOS transistor is less noisy (in terms of flicker noise) than a NMOS transistor of the same dimensions, the required areas of the PMOS loads, and thus their gate capacitances, are smaller than the areas that would be needed in the case of a NMOS current mirror to reach the expected noise level. The more the PMOS loads are connected as diodes and thus present high conductances: the bandwidth of this stage is consequently quite high compared to the needed gain × bandwidth product of the whole amplifier. Finally, since the signal is preamplified by this first differential stage, the constraints on the noise level of the second differential stage are relaxed. Consequently, the areas of the NMOS transistors can be strongly reduced, and thus, the bandwidth of the amplifier can be increased in the same proportions.
Experimental results
A magnetometer using a cross shaped Hall effect sensor similar to the one of Figure 12 with the input differential stage of Figure 13 has been designed. The biasing current of the sensor was set to 1 mA and its dimensions are the following: the distance between opposite contacts is 50 µm and the width of each contact is 20 µm. The output signal obtained with this magnetometer was pre-amplified (×100) and filtered thanks to a fourth order low-pass filter (−1 dB at 1 kHz) implemented on a Printed Circuit Board (PCB). First of all, to visualize the effect of the direction of the biasing current on the mechanical sensitivity, we used a very slow clock signal (110 Hz), well below the cut-off frequency of the low-pass filter, in order to switch the biasing current in the sensor. We were thus able to monitor the periodic change of the sign of the mechanical sensitivity. During this experiment, the stress was simply applied manually on the PCB. As expected, we observed a square wave modulated by the applied stress (Fig. 14) . The more, its average value remains constant whatever the strength of the stress is. Secondly, we measured the magnetic response of the sensor with the clock maintained to its high level (clk = '1' in Fig. 15) and to its low level (clk = '0'). In the first case the current flows horizontally (see Fig. 12 ) while it flows vertically when clk = '0'. Consequently, because of the shear stress to which the sensor is subjected (package stress + external stress), opposite offsets are observed. As explained in Section 2.5, the stress induced offset can be removed by averaging these two responses as shown in Figure 15 . Finally, during a third experiment we applied a square wave on the clock input of our magnetometer. The frequency of the clock signal (100 kHz) was chosen high compared to the cut-off frequency of the low-pass filter (−1 dB at 1 kHz) so that the averaging process is performed by the filter. The response obtained during this last experiment (solid line in Fig. 15 ) is very close to the calculated average response. 3 Multi-strips Hall effect sensor
n-strips Hall device
As explained in Section 2.4, whatever the shape of the Hall plate is, rectangular or cross shape (a cross can be seen as two rectangles perpendicularly laid out), in order to maximize the geometrical correction factor G the device length L should be larger than its width W . A ratio L/W close to 3 is necessary to have G 1. By using such a ratio, the input resistance R in is necessary high (Eq. (13)) which limits the biasing current I to I max = V sup /R in where V sup is the supply voltage. Since the supply voltage is generally limited to some volts, the absolute sensitivity of integrated Hall devices is thus generally small. For a typical 5 V−0.6 µm CMOS technology with a N well square resistance of roughly 1 kΩ and a current-relative sensitivity of 120 V/AT, the input resistance is close to 3 kΩ and the maximal current is limited to 1.5 mA. These data lead to an absolute sensitivity of only 180 mV/T. The only way to increase this sensitivity is to decrease R in by reducing the length of the device while keeping G close to one. The biasing current can thus be increased, so the absolute 
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B1c B1d B1a sensitivity. The small value of G in a short Hall device (L < W ) is due to the wide highly doped biasing contacts where the Hall effect is strongly reduced (the so called short-circuit effect). To minimize this short-circuit effect, we simply split the wide contacts into elemental ones as shown in Figure 16 , leading to the multi-strips Hall device. The idea is based on a principle first proposed by Popović for magnetic field effect transistor (MagFET) [28] . In order to let the Hall voltage to establish, each elemental biasing contact (B1a-d and B2a-d in Fig. 16 ) has to be totally independent from the others. This is possible if the new n-strips device is supplied thanks to two ranks of n matched and independent current sources as shown in Figure 17 . The output impedances of these current sources being high, the multi-strips device behaves as if it were infinitely long while it is kept short. Such a biasing method also ensures an homogeneous current density inside the whole Hall plate. Since a multi-strips device can be seen as the merging of minimum size rectangular Hall devices, the biasing contacts B1a-d and B2a-d (Fig. 16) of the multi-strips sensor is thus given by the geometrical correction factor exhibited by one elemental strip. Looking at Figure 16 , equation (14) can be adapted for the new multi-strips device as:
This equation is valid for (2l + L)/w > 1.5 and S/W < 0.18, which is generally the case even when using the minimum size rules of the technology. The average input resistance of a n-strips Hall device is now given by:
(19) Since W n · w, R new is over-valued by:
As a consequence, the average input resistance of a n-strips Hall device is about n times smaller than the input resistance of a rectangular device with the same geometrical correction factor. The maximal biasing current as well as the maximal absolute sensitivity are thus n times greater than for a conventional rectangular device.
Specific biasing circuit
The basic circuit in Figure 11 can be adapted as presented in Figure 18 in order to implement the biasing principle shown in Figure 17 . A set of n independent and matched output stages is substituted for the single output stage of the circuit in Figure 11 . Since all transistors are maintained into saturation, they behave as current sources. The voltage of each small biasing contact of the multi-strips device can thus establish freely, allowing the elemental Hall voltages v h across the strips to add up. If we assume an infinite output resistance for transistors M n1 to M n4 and M p1 to M p4 , the voltage at the output of the circuit in Figure 18 is clearly given by (see Fig. 19 ): 
Virtual ground (high impedance node) Output (high impedance node) Nevertheless, in actual circuits, transistors exhibit a finite output resistance which acts as a resistive load, lowering the effective output voltage. To evaluate this resistive effect, let us consider the small signal equivalent circuit of the output stage in Figure 19 . This equivalent circuit is presented in Figure 20 where r is the output resistance of the matched transistors M n1 to M n4 and M p1 to M p4 , and R is the nominal resistance of the Wheatstone bridge which models one strip. Using a star-to-triangle transformation followed by a triangle-to-star transformation, or simply by considering the symmetry of the Wheatstone bridge connected to the two output resistances r of its biasing transistors, this equivalent circuit is easily transformed to the circuit in Figure 21 . Writing the Kirchhoff's current law for nodes
£ ¢ ¡ 4 , we get the following set of equations:
The solution of this equations set gives for v 1 and v 4 :
Thus, the effective output voltage of the circuit in Figure 18 is:
As expected, for R/r → 0, i.e. for an infinite output resistance of the current sources which bias the multi-strips device, equation (22) reduces to equation (21) . On the contrary, when r is small, i.e. R/r → ∞, then v out → v h and the multi-strips device behaves like a single strip Hall plate. A deep analysis of the circuit in Figure 18 , which can be used to bias a cascade of any kind of Wheatstone bridges, shows that the effective output voltage for a n-strips Hall device biased with such a circuit is given by [29] :
where:
Since q > 1 and lim [tanh(x)] = 1 for x → ∞, v out reaches a limit for n → ∞ given by:
As a consequence, for a given ratio of the nominal Hall device resistance R to the output resistance of the biasing transistors r, the number of efficient strips is limited (see Fig. 22 ). The larger the ratio R/r, the larger the number of efficient strips can be. In actual design, using single saturated transistors as current sources allows to easily have n = 10 strips (see Sect. 4.2), while this number of strips can be increased when more complex high-outputresistance current sources, like cascode sources [30] , are used.
Chopper stabilized biasing circuit
Thanks to the gain of the differential input stage, the noise due to the output stage is generally neglected in a twostage amplifier like the one in Figure 11 [31] . Nevertheless, in the circuit of Figure 18 , a pernicious coupling effect arises between the n strips leading to the main noise component of the system, especially at low-frequency. In order to understand this phenomenon, let us assume that only one transistor, for example M p3 in Figure 19 exhibits noise. The circuit of Figure 19 is repeated for convenience in Figure 23 without the Hall voltage sources which are of no concern for noise calculation. The noise produced by M p3 is represented by the noise current source i 3 . In order to maintain the virtual ground on the fed-back node of the n-strips Hall device, the differential stage (not shown in Fig. 23 ) adjusts its output, v o diff , so that the noise current i 3 is sunk through M n1 , M n2 , M n3 , and M n4 . As a consequence, each of the four NMOS transistors sinks a quarter of i 3 leading to a current flowing between two consecutive strips as indicated in Figure 23 . Applying the Kirchhoff's laws for each strip and summing the resulting voltage drops across the bridges, as shown in Figure 24a , the noise voltage due to i 3 can be calculated as:
which, in terms of power spectral density (psd), reads: where i 2 3 is the psd of the noise current generated by M p3 . Using the same approach for each transistor which biases the n-strips Hall device, and summing the resulting power spectral densities, we find for the noise coming from these transistors:
where i 2 nj and i 2 pj are the noise current psd generated by transistors M nj and M pj which bias the jth strip. Since all the NMOS transistors (respectively the PMOS transistors) have the same dimensions and are in the same biasing conditions, they exhibit the same current noise, i 2 n (respectively i 2 p ), and the previous equation can be rewritten:
Finally, this equation can be generalized for a circuit dedicated to the biasing of a n-strips Hall device [32] :
where i 2 n and i 2 p include thermal and 1/f noise components. We also have to mention that equation (30) gives a pessimistic noise level because we have neglected the finite output resistance of the transistor for noise calculation. Actually, the noise voltage drops due to the noise currents flowing between the strips are reduced by the resistive load effect as for the useful Hall signal. One must also note from equation (30) that, as expected, when there is only one strip (n = 1), i.e. in the case of a conventional Hall plate, the output stage does not contribute to the total output noise. Since the Hall voltage exhibited by one strip is proportional to its biasing current, the quiescent current of the biasing transistors is generally maximized, leading to a high 1/f noise component in the current noise psd i 2 n and i 2 p . The noise due to these transistors being also proportional to n 3 (see Eq. (30)), it generally prevails over the noise coming from the input differential stage and from the Hall device, and eventually can annihilate the benefit of the increased sensitivity the n-strips Hall device provides. However, if the NMOS and PMOS biasing transistors are permuted around the middle point of the n-strips Hall device, the noise voltage they generate is opposite (see Fig. 24b ). As a consequence, switching the output stages of the circuit in Figure 18 around this point of symmetry, at a frequency higher than the useful bandwidth of the magnetic signal to be measured, f u , allows to reject this excess noise to high frequencies. In fact, the switching frequency, f s , has to be higher than 2 · f u (Shannon theorem) and a simple low-pass filter can be used to suppress the 1/f noise which is rejected around f s by the switching mechanism. This technique is nothing else but a chopper stabilization [33] applied to the output stage of the circuit in Figure 18 . It is worth to note that the chopping mechanism does not modify the thermal noise coming from the output stages [33] which remains given by equation (30).
Experimental results
Two multi-strips Hall effect devices with their biasing circuits were integrated. The first one, with 4 strips (W = 31.6, w = 3.1, L = 9.6, l = 2.2, and S = 3.1 µm -see Fig. 16 ), was biased with the basic circuit of Figure 18 , without chopping stabilization. On the contrary, the second one, which was drawn with 5 strips (W = 39, w = 3, L = 9, l = 0.2, and S = 3 µm), was implemented with the chopper stabilized biasing circuit and a 45-kHz oscillator which generates the chopping control signals. Note that the NMOS and PMOS transistors which bias the middle strip do not contribute to noise and are not switched. The switches were designed using differential pairs like for the spinning-current circuit presented in Figure 12 . For this first version of our chopper-stabilized biasing circuit, we chose to use a smooth switching scheme (see Fig. 25 ) in order to prevent any switching noise. The way it was implemented is explained elsewhere [32] . During the experiment, the integrated circuits were mounted on a PCB featuring a pre-amplifier and a fourth order low-pass filter similar to the ones used for the spinning current experiment (see Sect. 2.7). Figure 26 presents the current related responses, i.e. the sensor response divided by the biasing current, of both 4-strips and 5-strips Hall devices. The great dispersion in the data points we measured with the 4-strips device is explained by the high 1/f noise level exhibited by the system and coming mainly from the biasing transistors as explained in the previous section. The chopping stabilization clearly suppresses this noise as it can be observed on the response of the 5-strips device where the data remain aligned. The absolute sensitivities were measured to be 119 mV/T and 195 mV/T for the 4-strips and the 5-strips devices respectively. The biasing current being 0.97 mA and 2.07 mA, the current-related sensitivities are calculated to be 123 V/AT and 94 V/AT respectively. The difference between both current-related sensitivities is explained by the smooth switching we used. During the switching time, which corresponds to 20% of the clock signal period, the strips of the device are shortcircuited by the differential pairs and the Hall effect is annihilated. Dividing 94 V/AT by the correction factor 0.8 leads to a current-related sensitivity of 117 V/AT. It is also worth to note that the resistive load effect is higher for the 5-strips Hall device than for the 4-strips one. Thus the actual current-related sensitivity is close to 120 V/AT as expected for the used technology. However, according to subsequent experimental results (see next section), using a deep-front-edge switching does not lead to significant switching noise at the output of the system. As a consequence, in order to take full benefit of the multi-strips device, this smooth switching scheme should be avoided.
These results show that integrated magnetometers based on the multi-strips device can exhibit high absolute sensitivities: one has to use a high number of strips with biasing current sources having a high output-resistance (by implementing cascode current sources for example [30] ). This is an important advantage since for a given resolution of the magnetometer, this allows to relax the noise level of the pre-amplifier and the biasing amplifier. Furthermore, the higher the number of strips is, the better the resolution of the n-strips Hall device itself is [32] . However, the multi-strips device exhibits a drawback we did not discuss yet. Each strip exhibits an offset, and these offsets add up each others leading to high offset which prevents a straightforward amplification of the signal. While smart circuitry can be used to solve the problem, the next section proposes a simple solution resulting in a high-sensitivity low offset magnetometer.
Sensors network
Building the network
As explained in Section 2.5, an integrated Hall plate is also a good shear stress sensor. We pointed out that the spinning current technique was very efficient to remove this cross-sensitivity since the sign of the mechanical sensitivity (S M ) depends on the orientation of the sensor: if the sensor is rotated by π 2 rad, the sign of S M is inverted while the sign of the magnetic sensitivity remains constant. However, the spinning current technique fails if the sensor is subjected to vibrations which frequencies are close to the spinning frequency. In that case, the alternative mechanical signal is shifted in the base band and cannot be discriminated from the useful magnetic signal. In order to overcome this problem, we proposed to use a network made of an even number of orthogonal rectangular Hall effect sensors [34] . Since such sensors generate identical Hall voltages and opposite shear stress induced voltages when they are in the same biasing conditions, one just needs to sum their elemental contributions to remove the parasitic mechanical signal. The simplest way to sum the elemental differential voltages of n Hall effect sensors consists in connecting them by their sensing contacts as shown in Figure 27 . By adding the contributions of an even number of orthogonal Hall sensors, one can thus obtain a signal proportional to the magnetic field and not perturbed at all by mechanical stress. The more, from an electrical point of view, the resulting n-sensors network is very similar to the n-strips Hall effect sensor described in Section 3. Consequently, the same circuit can be used to bias such a sensors network (Fig. 28 ).
Experimental results
Three microsystems have been designed. Two of them are based on a Hall effect sensors network, the first one being made of ten parallel sensors and the second one being made of ten orthogonal sensors. The third microsystem is based on the spinning current method and has been integrated to make the comparison. All these three microsystems were tuned (their biasing currents were adjusted) so that they have exactly the same magnetic sensitivities. In order to generate some vibrations in a reproducible way, we used a loudspeaker mechanically coupled to the printed circuit board on which the integrated circuit is placed (Fig. 29) . The more, to prevent the magnetic field produced by the moving coil of the loudspeaker from being seen by the magnetic sensors, we added a magnetic shield made of soft iron between the loudspeaker and the printed circuit board. Nevertheless, since we made a hole in this magnetic shield to place the alumina axle which links the moving coil to the printed circuit board, the sensors may be subjected to a residual magnetic field. The loudspeaker was driven by an AC power source and the frequency was tuned to the mechanical resonance (800 Hz) in order to generate mechanical vibrations of a large amplitude. Since all the microsystems use a dynamic biasing technique (clock frequency is 100 kHz), a forth order Butterworth low-pass filter (−1 dB @ 1 kHz) has been used to get the useful magnetic signal which is in the base band. The results are presented in Figure 30 . As one can see, the first microsystem is very sensitive to vibrations. Indeed, since all the sensors of the network are parallel this first microsystem just sums ten times the same signal. On the contrary, the second microsystem which uses an orthogonal network is quite less sensitive to mechanical stress. However, there is a residual signal which is also measured with the third microsystem based on the spinning current technique. This fact seems to indicate that this residual signal corresponds to the part of the magnetic field produced by the moving coils which is not canalized by the magnetic shield. The more, one can notice that the phase of the signal observed in the case of an orthogonal network and in the case of the spinning current is different than the phase observed in the case of the parallel network. Subsequently, we made a second experiment in which the alumina axle was removed. The mechanical coupling between the loudspeaker and the printed circuit board was thus suppressed. During this experiment, we observed the same responses with the three integrated magnetometers. This proves that the residual signals observed with the orthogonal network and with the spinning current come from the leakage through the magnetic shield. Unfortunately, because of this residual magnetic field we were not able to quantify the rejection of the mechanical signal. However, by manually applying static stress on the printed circuit board we were not able to observe any output voltage fluctuation neither with the orthogonal network nor with the spinning current based magnetometer. Finally, we made a third experiment in which the lowpass filter was removed. The 100 kHz chopping/spinning carrier was thus kept in the output signal. We then analyzed the spectrum of the signal around the clock frequency in the case of an orthogonal network and in the case of the spinning current based microsystem. As it is clearly shown in Figure 31 , the spinning current technique rejects the mechanical signal (800 Hz and its harmonics) around the spinning frequency. On the contrary, in the case of the Hall effect sensors network the mechanical signal is totally removed but the flicker noise of the output stages is rejected around the chopping frequency [32] . Since the corner frequency of a transistor can be evaluated by simulation, one can ensure that all the flicker noise of output stages will be shifted outside of the useful bandwidth by choosing a sufficiently high chopping frequency. On the contrary, in the case of the spinning current technique one cannot forecast the frequency of the mechanical excitation which may perturb the magnetometer. If a mechanical signal of frequency in the range [f clk −f lp ; f clk +f lp ] (f clk is the clock frequency and f lp the cutoff frequency of the low-pass filter) is applied to such a magnetometer, there will be a parasitic signal in the base band which will be indiscernible from the magnetic signal.
Spinning-current versus sensors network
The spinning current technique and the Hall sensors network share the same goal, namely the improvement of the magnetometer metrological performances. In some extent, they also share similar aspects like the use of a switching mechanism to be functional. Nevertheless they are different. The spinning current method requires symmetrical Hall devices which are invariant by a rotation of π 2 rad, while the sensors network can be built from any kind of elemental Hall device, the only requirement being to draw these devices two and two perpendicular (see Fig. 28 ). A symmetrical Hall device to be used with the spinningcurrent can be seen as two Hall devices which are drawn perpendicular and superimposed (see the cross Hall device in Fig. 2) , and the sensitivity of the magnetometer is the same than the sensitivity of one Hall device. On the contrary, a network of n Hall sensors exhibits a sensitivity which is n times the sensitivity of the elemental Hall sensor (here we assume that the output resistance of the transistors which bias the sensors is high, see discussion in Sect. 3.2). As mentioned at the end of Section 3.4, this is advantageous since it allows to relax the noise level of the biasing amplifier and the pre-amplifier for a given resolution of the magnetometer. The design of both amplifiers is then easier. Finally, both techniques allow to reduce drastically the offset due to mechanical stress. Since the spinning-current method shifts by modulation the low-frequency noise (an offset can be seen as a very low-frequency noise) around the spinning frequency, it also allows to reduce the 1/f noise due to the Hall device. Nevertheless in the case of mechanical vibrations at frequencies close to the spinning frequency, a stressinduced mechanical signal is shifted into the base band and cannot be discriminated from the useful Hall signal. On the contrary, the sensors network performs a direct offset cancellation and thus removes any parasitic mechanical signal as discussed in the previous section. Furthermore since the output of a network with n sensors is the sum of the signal coming from each elemental sensor, the noise due to these sensors is averaged. Thus, the 1/f noise of a magnetometer based on a n-sensors network is 1/ √ n less important than for a magnetometer with only one Hall sensor, but it is not removed as with the spinning-current method.
From this last discussion, it cannot be said that the spinning-current method is definitely better than the sensors network and vice versa. Depending on the application, one has to choose the most adapted technique. For example, using a Bipolar technology where the transistors are generally low noise, the spinning-current method should be the best one since it is easy to design low-noise biasing amplifiers and pre-amplifiers, while taking advantage of the Hall device 1/f noise suppression provided by this method. On the other hand, if a CMOS technology has to be used where the transistors are well known to be noisy, or if the magnetometer has to be used in a robust system where high frequencies mechanical vibrations may arise, a sensors network should be a better choice. Between phase 1 and 2, or 3 and 4, the 1/f noise coming from the squared plates is reversed. Between phase 1 and 3, the noise coming from the PMOS transistors is reversed, while between phase 2 and 4 the noise coming from the NMOS transistors is reversed. Averaging (low-pass filtering) over the four phases allows to remove the 1/f noise coming from the Hall device and the biasing transistors.
Spinning-current compatible multi-strips sensor
The multi-strips principle allows to improve the sensitivity of a Hall device while the spinning-current allows to suppress the offset and 1/f noise of the device. As a consequence, both principles are complementary and the best solution to design a good Hall effect magnetometer is probably to combine the two principles. For example crossshape plates operated by spinning-current can be used in the circuit of Figure 28 instead of rectangular Hall devices. But each time the current is spun in the cross-shape devices, their serial connection has to be changed, leading to a complicated switching scheme and circuit layout. A more compact solution is presented in Figure 32 where the multi-strips sensor is drawn as a serie of joined squared Hall plates.
Using such a combination with a chopping stabilization of the input differential stages of the biasing amplifier and the preamplifier should allow to design high resolution magnetometers by suppressing all sources of 1/f noise.
Conclusion
A review of the Hall effect and the way it is usually implemented in CMOS technologies has been given. The full compatibility of Hall devices with CMOS technologies allows to take advantage of on-chip circuitry. In particular, the well known spinning-current method has been described and experimental results were given. While this
